


8		7		6		5		4		3		2		1	
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ECN	DESCRIPTION OF REVISION	CK APPD
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.															DATE
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												B	0000803841	PRODUCTION RELEASED	2009-10-09
SCHEMATIC, MLB, "Kalahari"															
Page		Contents		Sync		Page		Contents		Sync					
1		Table of Contents		K60		49		CPU POWER SENSE		K60_JERRY					
2		System Block Diagram		K60_SIJI		50		GRAPHICS / DIMM POWER SENSE		K60_JERRY					
3		Power Block Diagram		K60_MIKE		51		Thermal Sensors		K60_JERRY					
4		BOM Configuration		K60_AARON		52		HD AND OD FAN		K60_DEREK					
5		PROTO 0 DEBUG LEDS		K60_MIKE		53		CPU FAN		K60_DEREK					
6		Power Conn / Alias		K60_SIJI		54		SPI ROM		K60_SIJI					
7		Holes		K60_SIJI		55		AUDIO: CODEC/REGULATOR		K23_SKIP					
8		UNUSED SIGNAL ALIAS		K60_SIJI		56		AUDIO: FILTER/BUFFER		K23_SKIP					
9		Signal Aliases		K60_SIJI		57		AUDIO: Tweeter Amp 1		K23_SKIP					
10		CPU DMI/PEG/FDI/RSVD		K60_SIJI		58		AUDIO: Woofer Amp		K23_SKIP					
11		CPU CLOCK/MISC/JTAG		K60_SIJI		59		Audio: MLB to I/O Conn.		K60					
12		CPU DDR3 INTERFACES		K60_SIJI		60		AUDIO: Detects/Grounding		K23_SKIP					
13		CPU POWER		K60_SIJI		61		AUDIO: Mikey		K23_SKIP					
14		CPU GROUNDS		K60_SIJI		62		POWER SEQUENCING ENABLES		K60_MIKE					
15		STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU		K60_SIJI		63		POWER SEQUENCING PGOOD		K60_MIKE					
16		CPU NON-GFX DECOUPLING		K60_SIJI		64		VREG: BPVCORE_S0_CPU		K61_JERRY					
17		CPU/PCH GFX DECOUPLING		K60_SIJI		65		VREG: CPU CORE - PHASES 1-3		K60_JERRY					
18		PCH SATA/PCIE/CLK/LPC/SPI		K60_SIJI		66		VREG: CPU CORE - PHASE 4		K61_JERRY					
19		PCH DMI/FDI/GRAPHICS		K60_SIJI		67		CPU VTT REGULATOR		K61_JERRY					
20		PCH PCI/FLASHCACHE/USB		K60_SIJI		68		IBEX PEAK CORE		K60_JERRY					
21		PCH MISC		K60_SIJI		69		5V_S3 / 3V3_S5 VREGS		K60_JERRY					
22		PCH POWER		K60_SIJI		70		1.5V / 1.8V VREGS		K60_JERRY					
23		PCH GROUNDS		K60_SIJI		71		1.05 S5 SUPPLY		K60_JERRY					
24		PCH DECOUPLING		K60_SIJI		72		S3+S0 FETS		K60_MIKE					
25		EXTENDED DEBUG PORT(XDP)		K60_SIJI		73		MXM PCIE, DP & Power		K23_AARON					
26		CLOCK (CK505)		K60_SIJI		74		MXM I/O		K23_AARON					
27		CHIPSET SUPPORT		K60_SIJI		75		MXM PCIE CAPS		K60_AARON					
28		DDR3 VREF MARGINING		K60_SIJI		76		Display: Aliases		K61_AARON					
29		MEMORY CAPS		K60_SIJI		77		Display: Int DP Connector		K23_AARON					
30		DDR3 SO-DIMMs 0 & 2		K60_SIJI		78		Display: BiDiVi Mux1		K23_AARON					
31		DDR3 SO-DIMM CONNECTOR B		K60_SIJI		79		BIDIVI DP MUX2		K23_AARON					
32		DDR3 SUPPORT AND BITSWAPS		K60_SIJI		80		Display: Ext DP Connector		K23_AARON					
33		PCI-E Wireless Connector		K23_AARON		81		Display: BiDiVi Support		K23_AARON					
34		USB HUB 1		K60_AARON		82		K60/K61 RULE DEFINITIONS		K60_DEREK					
35		USB HUB 2		K60_AARON		83		Memory Constraints		K60_MIKE					
36		ETHERNET (CAESAR II)		K60_AARON		84		PCIE/DMI/FDI/SATA CONSTRAINTS		K60_SIJI					
37		CAESAR II SUPPORT		K60_AARON		85		IBEX PEAK CONSTRAINTS		K60_SIJI					
38		ETHERNET CONNECTOR		K60_AARON		86		ENET/FIREWIRE CONSTRAINTS		K60_AARON					
39		FireWire LLC/PHY (XIO2213B)		K23_AARON		87		GRAPHICS CONSTRAINTS		K60_AARON					
40		FW: 1394B MISC		K23_AARON		88		SMC Constraints		K60_JERRY					
41		FIREWIRE CONNECTOR		K23_AARON		89		POWER CONSTRAINTS		K60_JERRY					
42		SATA Connectors		K60_JERRY		90		PM RESETS ENABLES PGOOD CONST		K60_MIKE					
43		EXTERNAL USB CONNECTORS		K60_JERRY		91		K22/K23 ICT/FACT		K60_DEREK					
44		Internal USB Connections		K60_JERRY											
45		SMC		K60_JERRY											
46		SMC Support		K60_JERRY											
47		LPC+SPI Debug Connector		K60_SIJI											
48		SMBus Connections		K60_JERRY											
www.TeknicInfo.com															
LAST_MODIFIED=Fri Oct 9 15:23:09 2009															
DRAWING TITLE															
Apple Inc.															
DRAWING NUMBER 051-8233															
REVISION B.0.0															
NOTICE OF PROPRIETARY PROPERTY:															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:															
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART															
IV ALL RIGHTS RESERVED															
PAGE 1 OF 110															
SHEET 1 OF 92															



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0439	PCBA,MLB,K23F,2.66GHZ	K23F,2P66GHZ_CPU,BASIC,CPUPOC_IMAX_100_120
639-0440	PCBA,MLB,K23F,2.80GHZ	K23F,2P80GHZ_CPU,BASIC,CPUPOC_IMAX_100_120
085-1023	PCBA,MLB,DEV,K23F	DEVELOPMENT_DEV_GROUP

BOM GROUPS

BOM_GROUP	BOM_OPTIONS
BASIC	COMMON,ALTERNATE,XDP,BETTER,MXM,XDP_CPU_BPM,INT_VREF,PCH_VRM,BUF_CLK,PRODUCTION
DEV_GROUP	XDP_CONN,LPCPLUS,MOJOMUX,CPU_TDIODE,MEM_RESET_HW

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S0223	1	IC,IREX PRF# B3,DESKTOP,PCMG4,PC#,P425	U1800	CRITICAL	
359S0157	1	IC,SLG22AP108,CLK GEN,CK505,QFN3	U2600	CRITICAL	BUF_CLK
341T0211	1	IC,EFI BOOTROM,K23F	U6100	CRITICAL	
338S0765	1	IC,IOX22112AY,1394B_PCIE,PHY/SINK	U4100	CRITICAL	
343S0485	1	IC,BCMS764M,68PIN QFN	U3700	CRITICAL	
341T0213	1	IC,FLASH,45DB0011D,SOIC-8S1	U3701	CRITICAL	
511S0063	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

CPUS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3810	1	LFD, SLBLIC, P80, 2.66, 95W, 1333, B1, 8M, LGR	CPU	CRITICAL	2P66GHZ_CPU
337S3811	1	LFD, SLBLIJ, P80, 2.80, 95W, 1333, B1, 8M, LGR	CPU	CRITICAL	2P80GHZ_CPU







BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL


K23F PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8233	1	SCH, K23F,MLB	SCH1		K23F
820-2733	1	PCBF, K23F,MLB	MLB1		K23F
341T0212	1	IC, SMC, K23F	U4900	CRITICAL	K23F

SYNC MASTER-K60 AARON		SYNC DATE=07/01/2009	
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER	S12E	
	051-8233	D	
	REVISION		
	B.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		4 OF 110	
<SECURE DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		SHEET	



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0




8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS				NC ON UNUSED SATA ALIASES			
10 TP CPU RSVD<41..29> == NC CPU RSVD<41..29> NO_TEST=TRUE				16 TP SATA D D2RN == NC SATA D D2RN NO_TEST=TRUE			
10 TP CPU RSVD<26..1> == NC CPU RSVD<26..1> NO_TEST=TRUE				16 TP SATA D D2RP == NC SATA D D2RP NO_TEST=TRUE			
13 TP CPU FC AE38 == NC CPU FC AE38 NO_TEST=TRUE				16 TP SATA D R2D CN == NC SATA D R2D CN NO_TEST=TRUE			
13 TP CPU FC AG40 == NC CPU FC AG40 NO_TEST=TRUE				16 TP SATA D R2D CP == NC SATA D R2D CP NO_TEST=TRUE			
NC ON UNUSED PCI ALIASES				16 TP SATA E D2RN == NC SATA E D2RN NO_TEST=TRUE			
20 TP PCI AD<31..0> == NC PCI AD<31..0> NO_TEST=TRUE				16 TP SATA E D2RP == NC SATA E D2RP NO_TEST=TRUE			
20 TP PCI C BE L<3..0> == NC PCI C BE L<3..0> NO_TEST=TRUE				16 TP SATA E R2D CN == NC SATA E R2D CN NO_TEST=TRUE			
				16 TP SATA E R2D CP == NC SATA E R2D CP NO_TEST=TRUE			
				16 TP SATA F D2RN == NC SATA F D2RN NO_TEST=TRUE			
				16 TP SATA F D2RP == NC SATA F D2RP NO_TEST=TRUE			
				16 TP SATA F R2D CN == NC SATA F R2D CN NO_TEST=TRUE			
				16 TP SATA F R2D CP == NC SATA F R2D CP NO_TEST=TRUE			
20 TP PCI PAR == NC PCI PAR NO_TEST=TRUE				NC ON UNUSED DISPLAY ALIASES			
20 TP PCI RESET L == NC PCI RESET L NO_TEST=TRUE				19 TP CRT IG DDC CLK == NC CRT IG DDC CLK NO_TEST=TRUE			
21 TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP NO_TEST=TRUE				19 TP CRT IG DDC DATA == NC CRT IG DDC DATA NO_TEST=TRUE			
21 TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN NO_TEST=TRUE				19 TP CRT IG RED == NC CRT IG RED NO_TEST=TRUE			
21 TP DMI CLK100M LAP == NC DMI CLK100M LAP NO_TEST=TRUE				19 TP CRT IG GREEN == NC CRT IG GREEN NO_TEST=TRUE			
21 TP DMI CLK100M LAN == NC DMI CLK100M LAN NO_TEST=TRUE				19 TP CRT IG BLUE == NC CRT IG BLUE NO_TEST=TRUE			
18 TP LPC DREQ1 L == NC LPC DREQ1 L NO_TEST=TRUE				19 TP CRT IG HSYNC == NC CRT IG HSYNC NO_TEST=TRUE			
18 TP LPC DREQ0 L == NC LPC DREQ0 L NO_TEST=TRUE				19 TP CRT IG VSYNC == NC CRT IG VSYNC NO_TEST=TRUE			
NC ON UNUSED NAND ALIASES							
20 TP NV CE L<3..0> == NC NV CE L<3..0> NO_TEST=TRUE				19 TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0> NO_TEST=TRUE			
20 TP NV DQS<1..0> == NC NV DQS<1..0> NO_TEST=TRUE				19 TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0> NO_TEST=TRUE			
20 TP NV DQ<15..0> == NC NV DQ<15..0> NO_TEST=TRUE				19 TP DP IG B AUX N == NC DP IG B AUXN NO_TEST=TRUE			
				19 TP DP IG B AUX P == NC DP IG B AUXP NO_TEST=TRUE			
				19 TP DP IG B HPD == NC DP IG B HPD NO_TEST=TRUE			
				19 TP DP IG B DDC CLK == NC DP IG B CTRL CLK NO_TEST=TRUE			
				19 TP DP IG B DDC DATA == NC DP IG B CTRL DATA NO_TEST=TRUE			
				19 TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG C AUX N == NC DP IG C AUXN NO_TEST=TRUE			
				19 TP DP IG C AUX P == NC DP IG C AUXP NO_TEST=TRUE			
				19 TP DP IG C HPD == NC DP IG C HPD NO_TEST=TRUE			
				19 TP DP IG C CTRL CLK == NC DP IG C CTRL CLK NO_TEST=TRUE			
				19 TP DP IG C CTRL DATA == NC DP IG C CTRL DATA NO_TEST=TRUE			
20 TP NV RB L == NC NV RB L NO_TEST=TRUE				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
20 TP NV WR RE L<1..0> == NC NV WR RE L<1..0> NO_TEST=TRUE				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
20 TP NV WE CK L<1..0> == NC NV WE CK L<1..0> NO_TEST=TRUE				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
NC ON UNUSED MISC ALIASES				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
25 TP JTAG XDP TRST L == NC JTAG XDP TRST L NO_TEST=TRUE				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
21 TP PCH PWM0 == NC PCH PWM0 NO_TEST=TRUE				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
21 TP PCH PWM1 == NC PCH PWM1 NO_TEST=TRUE				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
21 TP PCH PWM2 == NC PCH PWM2 NO_TEST=TRUE				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
21 TP PCH PWM3 == NC PCH PWM3 NO_TEST=TRUE				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
21 TP PCH SST == NC PCH SST NO_TEST=TRUE				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
NC ON UNUSED MEM ALIASES				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
12 TP MEM A CS L<7..4> == NC MEM A CS L<7..4> NO_TEST=TRUE				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
12 TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0> NO_TEST=TRUE				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
83 12 TP MEM A DOS N<8> == NC MEM A DOS N<8> NO_TEST=TRUE				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
83 12 TP MEM A DOS P<8> == NC MEM A DOS P<8> NO_TEST=TRUE				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
12 TP MEM B CS L<7..4> == NC MEM B CS L<7..4> NO_TEST=TRUE				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
12 TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0> NO_TEST=TRUE				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
83 12 TP MEM B DOS N<8> == NC MEM B DOS N<8> NO_TEST=TRUE				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
83 12 TP MEM B DOS P<8> == NC MEM B DOS P<8> NO_TEST=TRUE				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			
				19 TP DP IG D AUXN == NC DP IG D AUXN NO_TEST=TRUE			
				19 TP DP IG D AUXP == NC DP IG D AUXP NO_TEST=TRUE			
				19 TP DP IG D HPD == NC DP IG D HPD NO_TEST=TRUE			
				19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK NO_TEST=TRUE			
				19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA NO_TEST=TRUE			
				19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0> NO_TEST=TRUE			
				19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0> NO_TEST=TRUE			

SYNC MASTER=K60 SIJI

SYNC DATE=07/01/2009

UNUSED SIGNAL ALIAS

 Apple Inc.

051-8233

D

REVISION

B.0.0

BRANCH

PAGE

8 OF 110


SHEET


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>















PAGE TITLE		PAGE NUMBER	
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU		1122	
Apple Inc.		051-8233 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		B.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

INTEL RECOMMENDATION 17X 22UF 0805




BULK CAPS ON CPU VREG PAGE 74

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805


PLACEMENT_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




BULK CAPS ON CPU VREG PAGE 72


2x 22uF 0805, 5x 1uF 0402



1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



Intel recommends all option straps should be provided in layout





```
VID[2:0] = FUNCTION MSI[2:0] DEFAULT (110)
VID[5:3] = IMON CONFIG DEFAULT (101)
VID[6] = Reserved (0)
VID[7] = VRD SELECT (0)
PSI# = Reserved (0)
```


MSI - MARKET SEGMENT IDENTIFICATION
PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU


BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.





















SYNC MASTER=K60 SIJI

SYNC DATE=07/01/2009

PCH DECOUPLING

 Apple Inc.

051-8233

B.0.0

24 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

PAGE

SHEET

051-8233


B.0.0


24 OF 110

1122


<CURRENT DESIGN SHEET>

<TOTAL DESIGN SHEETS>







RTC Power Sources




PCH RTC Crystal



PCH 25MHz Crystal






Reset Button




Platform Reset Connections

Unbuffered







Page Notes

Power aliases required by this page:

- PP1V5_S3_MEM_A
- PP1V5_S3_MEM_B
- PP0V75_S0_MEM_VTT_A
- PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- I2C_SODIMMA_SCL - ALL DQ, DQS, DM SIGNALS TO FACILITATE BITSTREAMS WITH ALIASES
- I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
PAGE TITLE		DRAWING NUMBER	
DDR3 SO-DIMMs 0 & 2		051-8233 D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		B.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 110	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		SHEET	



Page Notes

- Power aliases required by this page:
- PP1V5_S0_MEM_B
 - PP1V5_S3_MEM_B
 - PP0V75_S0_MEM_VTT_B
 - PPSPD_S0_MEM_B (2.5 - 3.3V)
- Signal aliases required by this page:
- I2C_SODIMMB_SCL - ALL DQ, DQS, DM SIGNALS TO FACILITATE BITSTREAMS WITH ALIASES
 - I2C_SODIMMB_SDA
- BOM options provided by this page:
- (NONE)

SYNC MASTER=K60 SJ11

SYNC DATE=07/01/2009

DDR3 SO-DIMM CONNECTOR B

Apple Inc.

DRAWING NUMBER
051-8233

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV. ALL RIGHTS RESERVED


REVISION
B.0.0


PAGE
32 OF 110

SHEET
32 OF 110

SHEET
32 OF 110


OF <TOTAL DESIGN SHEETS>






AP POWER ENABLE CIRCUIT

AP_PWR_ON = S0 || (S3 && AP_EN)



SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009			
PAGE TITLE					
PCI-E Wireless Connector					
Apple Inc.		051-8233	D		
NOTICE OF PROPRIETARY PROPERTY:		B.0.0			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		34 OF 110			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET			
II NOT TO REPRODUCE OR COPY IT		DESIGN SHEETS			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF			
IV ALL RIGHTS RESERVED		<TOTAL DESIGN SHEETS>			




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U3500,U3600	CRITICAL	


IV ALL RIGHTS RESERVED. <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

A

```
Power aliases required by this page:
- PP3V3_ENET (CAESAR II)
- =PP1V2_ENET
```



SYNC MASTER=K60 AARON		SYNC DATE=07/01/2009	
PAGE TITLE			
ETHERNET (CAESAR II)			
 Apple Inc.		DRAWING NUMBER 051-8233	
		REVISION B.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH PAGE 37 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET SHEET# OF <TOT	
SECURE CURRENT DESIGN SHEET			

37 36 =PP1V2_ENET

37 36 =PP1V2_ENET

C3800 4.7UF 250V X7R-CERM 603

C3801 0.1UF 16V X7R-CERM 402

C3802 0.1UF 16V X7R-CERM 402

C3803 0.1UF 16V X7R-CERM 402

C3804 0.1UF 16V X7R-CERM 402

C3805 0.1UF 16V X7R-CERM 402

C3806 0.1UF 16V X7R-CERM 402

C3807 0.1UF 16V X7R-CERM 402

C3808 0.1UF 16V X7R-CERM 402

89 37 36 =PP3V3_ENET

89 37 36 =PP3V3_ENET

C3810 4.7UF 250V X7R-CERM 603

C3811 0.1UF 16V X7R-CERM 402

C3812 0.1UF 16V X7R-CERM 402

C3813 0.1UF 16V X7R-CERM 402

[illegible]

PP3V3_ENET

R3802

MAX CURRENT = 396MA

PP_ENET_CTRL12

MIN LINE WIDTH=0.6MM

MIN NECK WIDTH=0.2MM

VOLTAGE=3.3V

CRITICAL

Q3810

PBSS5540ZDG

SOT223

PP1V2_ENET


PP1V2_S5_ENET


MAKE_BASE=TRUE


MIN LINE WIDTH=0.6MM

MIN NECK WIDTH=0.2MM

VOLTAGE=1.2V



SYNCH MASTER-K60 AARON		SYNCH DATE-07/01/2009	
DRAWING TITLE			
CAESAR II SUPPORT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8233		D
	REVISION		
		B.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS IN CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			
PAGE		38 OF 110	
SHEET			






SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE		DRAWING NUMBER	
FireWire LLC/PHY (XIO2213B)		051-8233 D	
Apple Inc.		REVISION	
		B.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		41 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

OF <TOTAL DESIGN SHEETS>





iMacs are now one port only and have Power Code "000"








TI PHY "Peaking Inductors" To improve Data Eye


2ND & 3RD TPA/TPB PAIR UNUSED




SYNC MASTER=K23 AARON		SYNC DATE=07/16/2005	
PAGE TITLE			
FW: 1394B MISC			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8233		D
	REVISION		
	B.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			
		PAGE	
		42 OF 110	
		SHEET	







SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009			
PAGE TITLE					
SATA Connectors					
 Apple Inc.	DRAWING NUMBER	051-8233	SHEET		
	REVISION	B.0.0	D		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 110			
II NOT TO REPRODUCE OR COPY IT		SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET			
IV ALL RIGHTS RESERVED		<TOTAL DESIGN SHEETS>			




BLURAY DECRYPTOR CONN & FLTR




CAMERA CONNECTOR & FILTER




IR RECEIVER CONNECTOR




K37L (BLUETOOTH) CONNECTOR







SD Card Reader Board Connector



WM CONNECTOR






SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE			
Internal USB Connections			
 Apple Inc.		ACCOUNT NUMBER	83424
		051-8233	D
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE	47 OF 110
		SHEET	
		SHEET#	OF <TOTAL>




SMC_PB3:

SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)




REMOVE R4953/4/5 AFTER PROTO-1


NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SYMC MASTER-K60 JERRY		SYMC DATE=07/01/2009	
PAGE TITLE			
SMC			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8233	D	
	REVISION		
	B.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS IN CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		PAGE	
		49 OF 110	
		SHEET	


SMC Reset Button / Brownout Detect




SMC Crystal Circuit




POWER BUTTON




SMC AVREF Supply




PM_EXTTS_L / MEM_EVENT LEVEL SHIFTING




PORT 7 ANALOG SENSORS



PORT D ANALOG SENSORS (INTERNAL PULLUPS)




UNUSED TP/NC ALIASES




MISC. SIGNAL ALIASES




=PP3V3_G3H_SMC




=PP3V3_S0_SMC



SMC PROCHOT 3.3V LEVEL SHIFTING



SMC & MXM THERMTRIP LEVEL SHIFTING



SYNC MASTER=K60 JERRY SYNC DATE=07/01/2009

SMC Support

Apple Inc.

051-8233 D

B.0.0

50 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D





C




B

A











REMOTE THERMAL SENSORS
HEATSINKS, AMBIENT, PANEL AND ODD

CPU T-DIODE THERMAL SENSOR




REMOTE THERMAL SENSORS (HEATSINKS AND ODD)


HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING




SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	051-8233 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	B.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




www.Teknisi1.com




SYNC MASTER-K23 SKIP		SYNC DATE=07/16/2009	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
	DRAWING NUMBER		SIZE
	051-8233		D
	REVISION		
		B. 0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
DRAWN BY		PAGE	
		63 OF 110	
CHECKED BY		SHEET	
		<T> 1 OF 1	

TWEETER SPEAKER AMPLIFIER
MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
FC = 19.5 HZ
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N




SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2009	
PAGE TITLE			
AUDIO: Tweeter Amp 1			
 Apple Inc.		MANAGING NUMBER 051-8233	SHEET D
NOTICE OF PROPRIETARY PROPERTY:		REVISION B.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 64 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEET	
IV ALL RIGHTS RESERVED		OF <TOTAL>	


WOOFER SPEAKER AMPLIFIER


MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N FC = 19.5 HZ



PAGE TITLE		PAGE	
AUDIO: Woofer Amp		65 OF 110	
Apple Inc.		65 OF 110	
NOTICE OF PROPRIETARY PROPERTY:		65 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		65 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 110	
II NOT TO REPRODUCE OR COPY IT		65 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		65 OF 110	
IV ALL RIGHTS RESERVED		65 OF 110	









MIKEY RECEIVER CKT



L6840
FERR-1000-OHM

MIN LINE WIDTH=0.15MM
MIN NECK WIDTH=0.1MM
VOLTAGE=3.3V




SYNC MASTER=K23 SKIP		SYNC DATE=07/16/2005	
PAGE TITLE			
AUDIO: Mikey			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		B.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT REPRODUCE OR COPY IT		68 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		<CURRENT DESIGN SHEET> OF <TOTAL SHEETS>	








DELAY REQUIREMENTS
8.3 MS ON RISE/ 2.8MS ON FALL
COMPONENT VALUES FROM CRB
NEED TO VERIFY TIMINGS



DISABLE CPUVTT_REG_PGOOD WHEN SLP_S3_L = 0 (PER PIKETON PDG)



ASK INTEL: NEED 100K PULL-DOWN?


OPTION FOR PCH PWROK AND SYSPWROK
TO BE DRIVEN BY SAME SIGNAL

SMC

45 91


OPTION FOR SMC TO OUPUT
DELAYED PWRGD (BY 99MS)


46 91

SYMC MASTER=K60 MIKE		SYMC DATE=07/01/2009	
PROJECT: 1000			
POWER SEQUENCING PGOOD			
 Apple Inc.		DRAWING NUMBER	051-8233
		SIZE	D
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 70 OF 110	
SECURE DESIGN SHEET		SHEET	
		OF <TOT	

D


D



SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009			
PAGE TITLE					
VREG: CPU CORE - PHASES 1-3					
 Apple Inc.	DRAWING NUMBER	051-8233 D			
	REVISION	B.0.0			
	BATCH				
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		72 OF 110			
SHEET					
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>					

CPU VTT REG 1.1V/30A O/P= PPVTT_S0_CPU_REG

CPU VTT
VOUT = 1.1V OR 1.05V
PEAK = 35A
AVG = 30A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
113S0127	1	RES, 68K, 0603, 5%	TH7401	

SYNC MASTER=K61 JERRY

SYNC DATE=07/16/2009

CPU VTT REGULATOR

Apple Inc.

051-8233

B.0.0

74 OF 110

74 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


CURRENT SHEET


OF

TOTAL DESIGN SHEETS

3V3 S5 REGULATOR


5V S3 REGULATOR



SYNC MASTER-K60 JERRY		SYNC DATE=07/01/2005	
PAGE 1111			
5V_S3 / 3V3_S5 VREGS			
	Apple Inc.		DRAWING NUMBER 051-8233
			SIZE D
			REVISION B.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I - I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS ARE RESERVED			
BRANCH		PAGE	
		77 OF 110	
SHEET		SHEET	
<CURRENT DESIGN SHEET>		OF <TOTAL>	


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




1.05V S5 SUPPLY

REMOVE for K60/K61



SYNC MASTER=K60 JERRY		SYNC DATE=07/01/2009	
PAGE TITLE		1.05 S5 SUPPLY	
Apple Inc.		051-8233	D
NOTICE OF PROPRIETARY PROPERTY:		B.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		79 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		DESIGN SHEETS	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF	
IV ALL RIGHTS RESERVED		<TOTAL DESIGN SHEETS>	



Page Notes

Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- MXM

74 73 63 6 =PP3V3_S0_MXM

MXM
R8400
100K
5V
1/16W
MF-LP
402.2

9 MXM_CLKREQ L 154 CLK_REQ*

74 MXM_PCIE_STD_SWING L 19 PEX_STD_SW*

9 CLK_100M_MXM_P 155 PEX_REFCLK

9 CLK_100M_MXM_N 153 PEX_REFCLK*

9 MXM_RESET L 156 PEX_RST*

84 75 MXM_PCIE_D2R_N<0> 147 PEX_RX0*

84 75 MXM_PCIE_D2R_P<0> 149 PEX_RX0

84 75 MXM_PCIE_D2R_N<1> 141 PEX_RX1*

84 75 MXM_PCIE_D2R_P<1> 143 PEX_RX1

84 75 MXM_PCIE_D2R_N<2> 135 PEX_RX2*

84 75 MXM_PCIE_D2R_P<2> 137 PEX_RX2

84 75 MXM_PCIE_D2R_N<3> 121 PEX_RX3*

84 75 MXM_PCIE_D2R_P<3> 123 PEX_RX3

84 75 MXM_PCIE_D2R_N<4> 115 PEX_RX4*

84 75 MXM_PCIE_D2R_P<4> 117 PEX_RX4

84 75 MXM_PCIE_D2R_N<5> 109 PEX_RX5*

84 75 MXM_PCIE_D2R_P<5> 111 PEX_RX5

84 75 MXM_PCIE_D2R_N<6> 103 PEX_RX6*

84 75 MXM_PCIE_D2R_P<6> 105 PEX_RX6

84 75 MXM_PCIE_D2R_N<7> 97 PEX_RX7*

84 75 MXM_PCIE_D2R_P<7> 99 PEX_RX7

84 75 MXM_PCIE_D2R_N<8> 91 PEX_RX8*

84 75 MXM_PCIE_D2R_P<8> 93 PEX_RX8

84 75 MXM_PCIE_D2R_N<9> 85 PEX_RX9*

84 75 MXM_PCIE_D2R_P<9> 87 PEX_RX9

84 75 MXM_PCIE_D2R_N<10> 79 PEX_RX10*

84 75 MXM_PCIE_D2R_P<10> 81 PEX_RX10

84 75 MXM_PCIE_D2R_N<11> 73 PEX_RX11*

84 75 MXM_PCIE_D2R_P<11> 75 PEX_RX11

84 75 MXM_PCIE_D2R_N<12> 67 PEX_RX12*

84 75 MXM_PCIE_D2R_P<12> 69 PEX_RX12

84 75 MXM_PCIE_D2R_N<13> 61 PEX_RX13*

84 75 MXM_PCIE_D2R_P<13> 63 PEX_RX13

84 75 MXM_PCIE_D2R_N<14> 55 PEX_RX14*

84 75 MXM_PCIE_D2R_P<14> 57 PEX_RX14

84 75 MXM_PCIE_D2R_N<15> 49 PEX_RX15*

84 75 MXM_PCIE_D2R_P<15> 51 PEX_RX15

84 75 MXM_PCIE_R2D_N<0> 148 PEX_TX0*

84 75 MXM_PCIE_R2D_P<0> 150 PEX_TX0

84 75 MXM_PCIE_R2D_N<1> 142 PEX_TX1*

84 75 MXM_PCIE_R2D_P<1> 144 PEX_TX1

84 75 MXM_PCIE_R2D_N<2> 136 PEX_TX2*

84 75 MXM_PCIE_R2D_P<2> 138 PEX_TX2

84 75 MXM_PCIE_R2D_N<3> 120 PEX_TX3*

84 75 MXM_PCIE_R2D_P<3> 122 PEX_TX3

84 75 MXM_PCIE_R2D_N<4> 114 PEX_TX4*

84 75 MXM_PCIE_R2D_P<4> 116 PEX_TX4

84 75 MXM_PCIE_R2D_N<5> 108 PEX_TX5*

84 75 MXM_PCIE_R2D_P<5> 110 PEX_TX5

84 75 MXM_PCIE_R2D_N<6> 102 PEX_TX6*

84 75 MXM_PCIE_R2D_P<6> 104 PEX_TX6

84 75 MXM_PCIE_R2D_N<7> 96 PEX_TX7*

84 75 MXM_PCIE_R2D_P<7> 98 PEX_TX7

84 75 MXM_PCIE_R2D_N<8> 90 PEX_TX8*

84 75 MXM_PCIE_R2D_P<8> 92 PEX_TX8

84 75 MXM_PCIE_R2D_N<9> 84 PEX_TX9*

84 75 MXM_PCIE_R2D_P<9> 86 PEX_TX9

84 75 MXM_PCIE_R2D_N<10> 78 PEX_TX10*

84 75 MXM_PCIE_R2D_P<10> 80 PEX_TX10

84 75 MXM_PCIE_R2D_N<11> 72 PEX_TX11*

84 75 MXM_PCIE_R2D_P<11> 74 PEX_TX11

84 75 MXM_PCIE_R2D_N<12> 66 PEX_TX12*

84 75 MXM_PCIE_R2D_P<12> 68 PEX_TX12

84 75 MXM_PCIE_R2D_N<13> 60 PEX_TX13*

84 75 MXM_PCIE_R2D_P<13> 62 PEX_TX13

84 75 MXM_PCIE_R2D_N<14> 54 PEX_TX14*

84 75 MXM_PCIE_R2D_P<14> 56 PEX_TX14

84 75 MXM_PCIE_R2D_N<15> 48 PEX_TX15*

84 75 MXM_PCIE_R2D_P<15> 50 PEX_TX15

MXM

U8400

B35P101-0121

F-RT-SM

(2 OF 4)

APPLE P/N: 516S0699

DP_A_AUX*

DP_A_AUX

DP_A_HPDI

DP_A_L0*

DP_A_L0

DP_A_L1*

DP_A_L1

DP_A_L2*

DP_A_L2

DP_A_L3*

DP_A_L3

DP_B_AUX*

DP_B_AUX

DP_B_HPDI

DP_B_L0*

DP_B_L0

DP_B_L1*

DP_B_L1

DP_B_L2*

DP_B_L2

DP_B_L3*

DP_B_L3

DP_C_AUX*

DP_C_AUX

DP_C_HPDI

DP_C_L0*

DP_C_L0

DP_C_L1*

DP_C_L1

DP_C_L2*

DP_C_L2

DP_C_L3*

DP_C_L3

DP_D_AUX*

DP_D_AUX

DP_D_HPDI

DP_D_L0*

DP_D_L0

DP_D_L1*

DP_D_L1

DP_D_L2*

DP_D_L2

DP_D_L3*

DP_D_L3

DP_A_AUX*

DP_A_AUX

DP_A_HPDI

DP_A_L0*

DP_A_L0

DP_A_L1*

DP_A_L1

DP_A_L2*

DP_A_L2

DP_A_L3*

DP_A_L3

DP_B_AUX*

DP_B_AUX

DP_B_HPDI

DP_B_L0*

DP_B_L0

DP_B_L1*

DP_B_L1

DP_B_L2*

DP_B_L2

DP_B_L3*

DP_B_L3

DP_C_AUX*

DP_C_AUX

DP_C_HPDI

DP_C_L0*

DP_C_L0

DP_C_L1*

DP_C_L1

DP_C_L2*

DP_C_L2

DP_C_L3*

DP_C_L3

DP_D_AUX*

DP_D_AUX

DP_D_HPDI

DP_D_L0*

DP_D_L0

DP_D_L1*

DP_D_L1

DP_D_L2*

DP_D_L2

DP_D_L3*

DP_D_L3

DP_E_AUX*

DP_E_AUX

DP_E_HPDI

DP_E_L0*

DP_E_L0

DP_E_L1*

DP_E_L1

DP_E_L2*

DP_E_L2

DP_E_L3*

DP_E_L3

DP_F_AUX*

DP_F_AUX

DP_F_HPDI

DP_F_L0*

DP_F_L0

DP_F_L1*

DP_F_L1

DP_F_L2*

DP_F_L2

DP_F_L3*

DP_F_L3

DP_G_AUX*

DP_G_AUX

DP_G_HPDI

DP_G_L0*

DP_G_L0

DP_G_L1*

DP_G_L1

DP_G_L2*

DP_G_L2

DP_G_L3*

DP_G_L3

DP_H_AUX*

DP_H_AUX

DP_H_HPDI

DP_H_L0*

DP_H_L0

DP_H_L1*

DP_H_L1

DP_H_L2*

DP_H_L2

DP_H_L3*

DP_H_L3

DP_I_AUX*

DP_I_AUX

DP_I_HPDI

DP_I_L0*

DP_I_L0

DP_I_L1*

DP_I_L1

DP_I_L2*

DP_I_L2

DP_I_L3*

DP_I_L3

DP_J_AUX*

DP_J_AUX

DP_J_HPDI

DP_J_L0*

DP_J_L0

DP_J_L1*

DP_J_L1

DP_J_L2*

DP_J_L2

DP_J_L3*

DP_J_L3

DP_K_AUX*

DP_K_AUX

DP_K_HPDI

DP_K_L0*

DP_K_L0

DP_K_L1*

DP_K_L1

DP_K_L2*

DP_K_L2

DP_K_L3*

DP_K_L3

DP_L_AUX*

DP_L_AUX

DP_L_HPDI

DP_L_L0*

DP_L_L0

DP_L_L1*

DP_L_L1

DP_L_L2*

DP_L_L2

DP_L_L3*

DP_L_L3

DP_M_AUX*

DP_M_AUX

DP_M_HPDI

DP_M_L0*

DP_M_L0

DP_M_L1*

DP_M_L1

DP_M_L2*

DP_M_L2

DP_M_L3*

DP_M_L3

DP_N_AUX*

DP_N_AUX

DP_N_HPDI

DP_N_L0*

DP_N_L0

DP_N_L1*

DP_N_L1

DP_N_L2*

DP_N_L2

DP_N_L3*

DP_N_L3

DP_O_AUX*

DP_O_AUX

DP_O_HPDI

DP_O_L0*


DP_O_L0

DP_O_L1*

DP_O_L1

DP_O_L2*

DP_O_L2



8	7	6	5	4	3	2	1			
MXM TX CAPS				MXM RX CAPS						
84 9	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	84 73	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	84 9
	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	84 73	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	84 9
84 9	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	84 73	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	84 9
	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	84 73	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	84 9
84 9	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	84 73	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	84 9
	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	84 73	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	84 9
84 9	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	84 73	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	84 9
	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	84 73	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	84 9
84 9	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	84 73	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	84 9
	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	84 73	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	84 9
84 9	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	84 73	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	84 9
	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	84 73	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	84 9
84 9	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	84 73	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	84 9
	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	84 73	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	84 9
84 9	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	84 73	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	84 9
	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	84 73	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	84 9
84 9	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	84 73	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	84 9
	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	84 73	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	84 9
84 9	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	84 73	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	84 9
	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	84 73	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	84 9
84 9	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	84 73	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	84 9
	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	84 73	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	84 9
84 9	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	84 73	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	84 9
	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	84 73	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	84 9
84 9	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	84 73	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	84 9
	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	84 73	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	84 9
84 9	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	84 73	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	84 9
	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	84 73	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	84 9
84 9	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	84 73	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	84 9
	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	84 73	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	84 9
84 9	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	84 73	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	84 9
	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	84 73	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	84 9

SYNC MASTER=K60 AARON

SYNC DATE=07/01/2009

MXM PCIE CAPS

Apple Inc.

051-8233

B.0.0

86 OF 110

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET> OF <TOTAL SHEETS>

SYNC MASTER=K60 AARON

SYNC DATE=07/01/2009

PAGE TITLE

MXM PCIE CAPS

 Apple Inc.

DRAWING NUMBER
051-8233

REVISION
B.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
86 OF 110
SHEET

CURRENT DESIGN SHEET

OF TOTAL DESIGN SHEETS

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:
- =PF3V3_S0_DP

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

Unused MXM DP Interfaces

Display: Aliases

SYNC_MASTER=K61_AARON SYNC_DATE=07/01/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER: REV.

D 051-7997 3.0.0

SCALE: SHEET OF

NONE 76 OF 92

Page Notes


Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
IG, MXM, MLB_PNL_PWR, LCD_PNL_PWR

INTERNAL DP INTERFACE



BACKLIGHT CONTROL SUPPORT

guarantee backlight is
only on when Panel has valid video
Options for GPU or MLB HW controlled backlight enable are included

buffers are multiple parts, other parts are on csa 95

SYNC MASTER=K23 AARON SYNC DATE=07/16/2009

Display: Int DP Connector


Apple Inc.


051-8233 D
B.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


90 OF 110

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





SYNC MASTER=K23 AARON		SYNC DATE=07/16/2009	
PAGE TITLE			
Display: Ext DP Connector			
 Apple Inc.		DRAWING NUMBER	051-8233
		REVISION	D B.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF <TOTAL>	



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIPPAIR PRIMARY GAP	DIPPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_35S	*	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_Clk2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CmD2CmD	*	=1.5:1_SPACING	?
MEM_CmD2MEM	*	=3:1_SPACING	?
MEM_DQ_ODD2DQ_ODD	*	=3:1_SPACING	?
MEM_DQ_ODD2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_EVEN	*	=3:1_SPACING	?
MEM_DQ_EVEN2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_ODD	*	=5:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_CLK	MEM_DQ_ODD	*	MEM_CLK2MEM	MEM_DQS	MEM_DQ_ODD	*	MEM_DQS2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_CLK	MEM_DQ_EVEN	*	MEM_CLK2MEM	MEM_DQS	MEM_DQ_EVEN	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_ODD	MEM_CLK	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_CLK	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_CTRL	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_CTRL	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_CMD	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_CMD	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_DQ_ODD	*	MEM_DQ_ODD2DQ_ODD	MEM_DQ_EVEN	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_EVEN
MEM_DQ_ODD	MEM_DQS	*	MEM_DQ_ODD2MEM	MEM_DQ_EVEN	MEM_DQS	*	MEM_DQ_EVEN2MEM
MEM_DQ_ODD	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_ODD	MEM_DQ_EVEN	MEM_DQ_ODD	*	MEM_DQ_EVEN2DQ_ODD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_CHD	MEM_CLK	*	MEM_CHD2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_CHD	MEM_CTRL	*	MEM_CHD2MEM
MEM_CTRL	MEM_CHD	*	MEM_CTRL2MEM	MEM_CHD	MEM_CHD	*	MEM_CHD2CHD
MEM_CTRL	MEM_DQ_ODD	*	MEM_CTRL2MEM	MEM_CHD	MEM_DQ_ODD	*	MEM_CHD2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	MEM_CHD	MEM_DQS	*	MEM_CHD2MEM
MEM_CTRL	MEM_DQ_EVEN	*	MEM_CTRL2MEM	MEM_CHD	MEM_DQ_EVEN	*	MEM_CHD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DQ_ODD	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER
MEM_DQ_EVEN	*	*	MEM_20OTHER

Need to support MEM_*-style wildcards!

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFAIR PRIMARY GAP	DIFFAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	0.2 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_RCOMP_PHY	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_RCOMP	*	0.2 MM	?

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM 70N	MEM CLK		MEM A CLK P<3..0>	12 32
MEM 70N	MEM CLK		MEM A CLK N<3..0>	12 32
MEM 39S	MEM CTRL		MEM A CKE<3..0>	12 30
MEM 39S	MEM CTRL		MEM A CS L<3..0>	12 30
MEM 39S	MEM CTRL		MEM A ODT<3..0>	12 30
MEM 35S	MEM CDM		MEM A A<15..0>	12 30
MEM 35S	MEM CDM		MEM A BA<2..0>	12 30
MEM 35S	MEM CDM		MEM A RAS L	12 30
MEM 35S	MEM CDM		MEM A CAS L	12 30
MEM 35S	MEM CDM		MEM A WE L	12 30
MEM 45S	MEM DQ_EVEN		MEM A DQ<7..0>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DM<0>	12 32
MEM 45S	MEM DQ_ODD		MEM A DQ<15..8>	12 32
MEM 45S	MEM DQ_ODD		MEM A DM<1>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DQ<23..16>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DM<2>	12 32
MEM 45S	MEM DQ_ODD		MEM A DQ<31..24>	12 32
MEM 45S	MEM DQ_ODD		MEM A DM<3>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DQ<39..32>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DM<4>	12 32
MEM 45S	MEM DQ_ODD		MEM A DQ<47..40>	12 32
MEM 45S	MEM DQ_ODD		MEM A DM<5>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DQ<55..48>	12 32
MEM 45S	MEM DQ_EVEN		MEM A DM<6>	12 32
MEM 45S	MEM DQ_ODD		MEM A DQ<63..56>	12 32
MEM 45S	MEM DQ_ODD		MEM A DM<7>	12 32
MEM 70N	MEM DQS		MEM A DQS P<0>	12 32
MEM 70N	MEM DQS		MEM A DQS N<0>	12 32
MEM 70N	MEM DQS		MEM A DQS P<1>	12 32
MEM 70N	MEM DQS		MEM A DQS N<1>	12 32
MEM 70N	MEM DQS		MEM A DQS P<2>	12 32
MEM 70N	MEM DQS		MEM A DQS N<2>	12 32
MEM 70N	MEM DQS		MEM A DQS P<3>	12 32
MEM 70N	MEM DQS		MEM A DQS N<3>	12 32
MEM 70N	MEM DQS		MEM A DQS P<4>	12 32
MEM 70N	MEM DQS		MEM A DQS N<4>	12 32
MEM 70N	MEM DQS		MEM A DQS P<5>	12 32
MEM 70N	MEM DQS		MEM A DQS N<5>	12 32
MEM 70N	MEM DQS		MEM A DQS P<6>	12 32
MEM 70N	MEM DQS		MEM A DQS N<6>	12 32
MEM 70N	MEM DQS		MEM A DQS P<7>	12 32
MEM 70N	MEM DQS		MEM A DQS N<7>	12 32
MEM 70N	MEM CLK		MEM B CLK P<3..0>	12 32
MEM 70N	MEM CLK		MEM B CLK N<3..0>	12 32
MEM 39S	MEM CTRL		MEM B CKE<3..0>	12 31
MEM 39S	MEM CTRL		MEM B CS L<3..0>	12 31
MEM 39S	MEM CTRL		MEM B ODT<3..0>	12 31
MEM 35S	MEM CDM		MEM B A<15..0>	12 31
MEM 35S	MEM CDM		MEM B BA<2..0>	12 31
MEM 35S	MEM CDM		MEM B RAS L	12 31
MEM 35S	MEM CDM		MEM B CAS L	12 31
MEM 35S	MEM CDM		MEM B WE L	12 31
MEM 45S	MEM DQ_EVEN		MEM B DQ<7..0>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DM<0>	12 32
MEM 45S	MEM DQ_ODD		MEM B DQ<15..8>	12 32
MEM 45S	MEM DQ_ODD		MEM B DM<1>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DQ<23..16>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DM<2>	12 32
MEM 45S	MEM DQ_ODD		MEM B DQ<31..24>	12 32
MEM 45S	MEM DQ_ODD		MEM B DM<3>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DQ<39..32>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DM<4>	12 32
MEM 45S	MEM DQ_ODD		MEM B DQ<47..40>	12 32
MEM 45S	MEM DQ_ODD		MEM B DM<5>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DQ<55..48>	12 32
MEM 45S	MEM DQ_EVEN		MEM B DM<6>	12 32
MEM 45S	MEM DQ_ODD		MEM B DQ<63..56>	12 32
MEM 45S	MEM DQ_ODD		MEM B DM<7>	12 32


MEMORY POWER PROPERTIES

NET_TYPE			
VOLTAGE	PHYSICAL	SPACING	
SDO0	MEM_POWER_SBY	MEM_POWER	CPU_DIMM_VREF_A 12 28
SDO1	MEM_POWER_SBY	MEM_POWER	CPU_DIMM_VREF_B 12 28
SDO2	MEM_POWER_SBY	MEM_POWER	VREFMARGIN_DIMM_A_DQ 28
SDO3	MEM_POWER_SBY	MEM_POWER	VREFMARGIN_DIMM_B_DQ 28
SDO4	MEM_POWER_SBY	MEM_POWER	CPU_DIMM_VREF_A_SW 28
SDO5	MEM_POWER_SBY	MEM_POWER	CPU_DIMM_VREF_B_SW 28

Memory Net Properties

NET_TYPE		SPACING		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL		
	MEM_70D	MEM_D0S	MEM_B_D0S_P<0>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<0>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<1>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<1>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<2>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<2>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<3>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<3>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<4>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<4>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<5>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<5>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<6>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<6>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_P<7>	12 32
	MEM_70D	MEM_D0S	MEM_B_D0S_N<7>	12 32
REQ	MEM_N<CMR>_ENV	MEM_N<CMR>	CPU_SM_ROMP0	11
REQ	MEM_N<CMR>_ENV	MEM_N<CMR>	CPU_SM_ROMP1	11
REQ	MEM_N<CMR>_ENV	MEM_N<CMR>	CPU_SM_ROMP2	11
REQ	MEM_70D	MEM_D0S	TP MEM_B_D0S_P<8>	8 12
REQ	MEM_70D	MEM_D0S	TP MEM_B_D0S_N<8>	8 12
REQ	MEM_70D	MEM_D0S	TP MEM_A_D0S_P<8>	8 12
REQ	MEM_70D	MEM_D0S	TP MEM_A_D0S_N<8>	8 12

```
ADD RULES TO NC_DQS<8>
TO CLEAR CHECK_PLUS ERRORS
```

SYNC MASTER-K60 MIKE		SYNC DATE=07/01/2009	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8233	D	
	REVISION		
	B.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 110	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT		SHEET	
IV ALL RIGHTS RESERVED			
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

PCI-Express[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?

CPU























PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
FDI_MISC				
	CPU_50S	CPU_AGG1	FDI_FSYNC<1..0>	
	CPU_50S	CPU_AGG1	FDI_LSYNC<1..0>	
	CPU_50S	CPU_AGG1	FDI_INT	
SATA_SSD				
	SATA_85D	SATA	SATA_SSD_R2D_C_P	18 42
	SATA_85D	SATA	SATA_SSD_R2D_C_N	18 42
	SATA_85D	SATA	SATA_SSD_R2D_P	42
	SATA_85D	SATA	SATA_SSD_R2D_N	42
	SATA_85D	SATA	SATA_SSD_D2R_P	18 42
	SATA_85D	SATA	SATA_SSD_D2R_N	18 42
	SATA_85D	SATA	SATA_SSD_D2R_C_P	42
	SATA_85D	SATA	SATA_SSD_D2R_C_N	42
CLOCKS				
	CLK_PCIE100D	CLK_PCIE	DMI_MIDBUS_CLK100M_P	10 18
	CLK_PCIE100D	CLK_PCIE	DMI_MIDBUS_CLK100M_N	10 18
CPU_ITP				
	CPU_50S	CPU_ITP	XDP_BPM_L<7..0>	11 25
	CPU_50S	CPU_ITP	CPU_CFG<17..0>	10 15 25
	CPU_50S	CPU_ITP	XDP_OBSDATA_A<3..0>	25
CPU_MISC				
	CPU_50S	CPU_RCOMP	CPU_PEG_COMP	10
	CPU_50S	CPU_RCOMP	CPU_PEG_RBRIAS	10
	CPU_50S	CPU_RCOMP	CPU_COMP3	11
	CPU_50S	CPU_RCOMP	CPU_COMP2	11
	CPU_50S	CPU_RCOMP	CPU_COMP1	11
	CPU_50S	CPU_RCOMP	CPU_COMP0	11

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
PCIE GRAPHICS			
	PCIE_R5D	PCIE	PEG R2D C P<15..0> 9 75
	PCIE_R5D	PCIE	PEG R2D C N<15..0> 9 75
	PCIE_R5D	PCIE	PEG D2R P<15..0> 9 75
	PCIE_R5D	PCIE	PEG D2R N<15..0> 9 75
	PCIE_R5D	PCIE	MXM PCIE R2D P<15..0> 73 75
	PCIE_R5D	PCIE	MXM PCIE R2D N<15..0> 73 75
	PCIE_R5D	PCIE	MXM PCIE D2R P<15..0> 73 75
	PCIE_R5D	PCIE	MXM PCIE D2R N<15..0> 73 75
PCIE I/O			
	PCIE_R5D	PCIE	PCIE MINI R2D P 33
	PCIE_R5D	PCIE	PCIE MINI R2D N 33
	PCIE_R5D	PCIE	PCIE MINI R2D C P 33 33
	PCIE_R5D	PCIE	PCIE MINI R2D C N 33 33
	PCIE_R5D	PCIE	PCIE MINI D2R P 33 33
	PCIE_R5D	PCIE	PCIE MINI D2R N 33 33
	PCIE_R5D	PCIE	PCIE MINI R2D L P 33
	PCIE_R5D	PCIE	PCIE MINI R2D L N 33
	PCIE_R5D	PCIE	PCIE FW R2D P 39
	PCIE_R5D	PCIE	PCIE FW R2D N 39
	PCIE_R5D	PCIE	PCIE FW R2D C P 39 39
	PCIE_R5D	PCIE	PCIE FW R2D C N 39 39
	PCIE_R5D	PCIE	PCIE FW D2R P 39 39
	PCIE_R5D	PCIE	PCIE FW D2R N 39 39
	PCIE_R5D	PCIE	PCIE FW D2R C P 39
	PCIE_R5D	PCIE	PCIE FW D2R C N 39
DMI			
	PCIE_R5D	PCIE	DMI S2N P<3..0> 10 10
	PCIE_R5D	PCIE	DMI S2N N<3..0> 10 10
	PCIE_R5D	PCIE	DMI N2S P<3..0> 10 10
	PCIE_R5D	PCIE	DMI N2S N<3..0> 10 10
FDI			
	PCIE_R5D	PCIE	FDI DATA N<7..0> 42 9
	PCIE_R5D	PCIE	FDI DATA P<15..0> 42 9
PCIE REF CLOCKS			
	CLK_PCIE_100M	CLK_PCIE	GPU CLK100M PCIE P 9
	CLK_PCIE_100M	CLK_PCIE	GPU CLK100M PCIE N 9
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M MINI CON P 33
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M MINI CON N 33
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M MINI P 33 33
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M MINI N 33 33
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M FW P 33 33
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M FW N 33 33
	ENET_100M	ENET_MII	PCIE CLK100M ENET P 33 33
	ENET_100M	ENET_MII	PCIE CLK100M ENET N 33 33
SATA			
	SATA_R5D	SATA	SATA HDD R2D C P 33 42
	SATA_R5D	SATA	SATA HDD R2D C N 33 42
	SATA_R5D	SATA	SATA HDD R2D P 33 42
	SATA_R5D	SATA	SATA HDD R2D N 33 42
	SATA_R5D	SATA	SATA HDD D2R P 33 42
	SATA_R5D	SATA	SATA HDD D2R N 33 42
	SATA_R5D	SATA	SATA HDD D2R C P 33 42
	SATA_R5D	SATA	SATA HDD D2R C N 33 42
	SATA_R5D	SATA	SATA ODD R2D C P 33 42
	SATA_R5D	SATA	SATA ODD R2D C N 33 42
	SATA_R5D	SATA	SATA ODD R2D P 33 42
	SATA_R5D	SATA	SATA ODD R2D N 33 42
	SATA_R5D	SATA	SATA ODD D2R P 33 42
	SATA_R5D	SATA	SATA ODD D2R N 33 42
	SATA_R5D	SATA	SATA ODD D2R C P 33 42
	SATA_R5D	SATA	SATA ODD D2R C N 33 42
CLOCKS			
	CLK_PCIE_100M	CLK_PCIE	FSB CLK133M CPU P 33 11
	CLK_PCIE_100M	CLK_PCIE	FSB CLK133M CPU N 33 11
	CLK_PCIE_100M	CLK_PCIE	GFX CLK120M DPLLSS P 33 11
	CLK_PCIE_100M	CLK_PCIE	GFX CLK120M DPLLSS N 33 11
	CLK_PCIE_100M	CLK_PCIE	FSB CLK133M ITP P 33 11
	CLK_PCIE_100M	CLK_PCIE	FSB CLK133M ITP N 33 11
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M CPU P 33 11
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M CPU N 33 11
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M PCH P 33 11
	CLK_PCIE_100M	CLK_PCIE	PCIE CLK100M PCH N 33 11
	CLK_PCIE_100M	CLK_PCIE	FSB CLK133M PCH P 33 11
	CLK_PCIE_100M	CLK_PCIE	FSB CLK133M PCH N 33 11
	CLK_PCIE_100M	CLK_PCIE	PCH CLK96M DOT P 33 11
	CLK_PCIE_100M	CLK_PCIE	PCH CLK96M DOT N 33 11
	CLK_PCIE_100M	CLK_PCIE	PCH CLK100M SATA P 33 11
	CLK_PCIE_100M	CLK_PCIE	PCH CLK100M SATA N 33 11

SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2005	
PCIE/DMI/FDI/SATA CONSTRAINTS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8233		D
	REVISION		
B.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I - I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
102		110	
SHEET		SHEET	
<CURRENT DESIGN>		<TOTAL>	

8	7	6	5	4	3	2	1
PCH CONSTRAINTS							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
CLK_PCH	*	0.2 MM	?				
COMP_PCH	*	0.2 MM	?				
PCI Bus Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
PCI	*	=STANDARD	?				
CLK_PCI	*	0.2 MM	?				
LPC Bus Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
LPC	*	0.15 MM	?				
CLK_LPC	*	0.2 MM	?				
USB 2.0 Interface Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?
SMBus Interface Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
SMB	*	=2x_DIELECTRIC	?				
HD Audio Interface Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
HDA	*	=2x_DIELECTRIC	?				
SPI Interface Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
SPI	*	0.2 MM	?				
XTAL Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
XTAL	*	=4x_DIELECTRIC	?				
ELECTRICAL CONSTRAINTS							
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING				
PCI_55S	PCI	PCI REQ0 L	20				
PCI_55S	PCI	PCI REQ1 L	20				
CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT	20 27				
CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN	18 27				
LPC_55S	LPC	LPC AD<3..0>	18 45 47				
LPC_55S	LPC	LPC FRAME L	18 45 47				
CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	20 27				
CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	27 45				
CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	27 47				
CLK_LPC_55S	PM	PM CLK32K SUSCLK R	9 19 91				
CLK_LPC_55S	PM	PM CLK32K SUSCLK	9 45 91				
CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R	20 27				
USB_90D	USB	USB EXTA P	34 43				
USB_90D	USB	USB EXTA N	34 43				
USB_90D	USB	USB PORT0 P	43				
USB_90D	USB	USB PORT0 N	43				
USB_90D	USB	USB EXTB P	35 43				
USB_90D	USB	USB EXTB N	35 43				
USB_90D	USB	USB_PORT1 P	43				
USB_90D	USB	USB_PORT1 N	43				
USB_90D	USB	USB EXTC P	34 43				
USB_90D	USB	USB EXTC N	34 43				
USB_90D	USB	USB_PORT2 P	43				
USB_90D	USB	USB_PORT2 N	43				
USB_90D	USB	USB_EXTD P	35 43				
USB_90D	USB	USB_EXTD N	35 43				
USB_90D	USB	USB_D MIXED P	43				
USB_90D	USB	USB_D MIXED N	43				
USB_90D	USB	USB_PORT3 P	43				
USB_90D	USB	USB_PORT3 N	43				
USB_90D	USB	USB CAMERA P	34 44				
USB_90D	USB	USB CAMERA N	34 44				
USB_90D	USB	USB_CAMERA_L P	44 92				
USB_90D	USB	USB_CAMERA_L N	44 92				
USB_90D	USB	USB_BT P	35 44				
USB_90D	USB	USB_BT N	35 44				
USB_90D	USB	USB_BT_L P	44 92				
USB_90D	USB	USB_BT_L N	44 92				
USB_90D	USB	USB_IR P	34 44				
USB_90D	USB	USB_IR N	34 44				
USB_90D	USB	USB_IR_L P	44 92				
USB_90D	USB	USB_IR_L N	44 92				
USB_90D	USB	USB_SDCARD P	35 44				
USB_90D	USB	USB_SDCARD N	35 44				
USB_90D	USB	USB_SDCARD_L P	44 92				
USB_90D	USB	USB_SDCARD_L N	44 92				
USB_90D	USB	USB_WM P	20 44				
USB_90D	USB	USB_WM N	20 44				
USB_90D	USB	USB_WM_L P	44				
USB_90D	USB	USB_WM_L N	44				
USB_90D	USB	USB_MINI P	44				
USB_90D	USB	USB_MINI N	44				
USB_90D	USB	USB_BCRYPT P	20 44				
USB_90D	USB	USB_BCRYPT N	20 44				
CLK_XTAL	XTAL	PCH CLK32K RTCX1	18 27				
CLK_XTAL	XTAL	PCH CLK32K RTCX2	18 27				
CLK_XTAL	XTAL	CK505_XTAL_IN	26				
CLK_XTAL	XTAL	CK505_XTAL_OUT	26				
CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK	18 26				
USB_90D	USB	USB_BCRYPT_L P	44				
USB_90D	USB	USB_BCRYPT_L N	44				
USB_90D	USB	USB_HUB1_UP P	20 34				
USB_90D	USB	USB_HUB1_UP N	20 34				
USB_90D	USB	USB_HUB2_UP P	20 35				
USB_90D	USB	USB_HUB2_UP N	20 35				
ELECTRICAL CONSTRAINTS							
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING				
SPI_55S	SPI	SPI_CLK_R	18 47 54				
SPI_55S	SPI	SPI_CLK	54				
SPI_55S	SPI	SPI_MOSI_R	18 47 54				
SPI_55S	SPI	SPI_MOSI	54				
SPI_55S	SPI	SPI_MISO_R	18 47 54				
SPI_55S	SPI	SPI_MISO	54				
SPI_55S	SPI	SPI_CS0_R_L	18 47				
SPI_55S	SPI	SPI_CS0_L	47				
SPI_55S	SPI	SPI_MLB_CS_L	47 54				
SPI_55S	SPI	SPI_ALT_CS_L	47				
SPI_55S	SPI	SPIROM_USE_MLB	21 47				
SPI_55S	SPI	SPI_ALT_MOSI	47				
SPI_55S	SPI	SPI_ALT_MISO	47				
SPI_55S	SPI	SPI_ALT_CLK	47				
HDA_55S	HDA	HDA_BIT_CLK	18 55				
HDA_55S	HDA	HDA_BIT_CLK_R	18				
HDA_55S	HDA	HDA_RST_L	18 55				
HDA_55S	HDA	HDA_RST_R_L	18				
HDA_55S	HDA	HDA_SDOUT	18 55				
HDA_55S	HDA	HDA_SDOUT_R	18				
HDA_55S	HDA	HDA_SYNC	18 55				
HDA_55S	HDA	HDA_SYNC_R	18				
HDA_55S	HDA	HDA_SPIN0	18 55				
HDA_55S	HDA	AUD_SDI_R	55				
HDA_55S	HDA	AUD_SPDIF_IN	59 81				
HDA_55S	HDA	AUD_SPDIF_OUT	55 59				
HDA_55S	HDA	AUD_SPDIF_CHIP	55				
HDA_55S	HDA	AUD_SPKR_OUTLO1L_NOUT	57 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO1L_POUT	57 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO1R_NOUT	57 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO1R_POUT	57 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO2L_NOUT	58 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO2L_POUT	58 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO2R_NOUT	58 59 92				
HDA_55S	HDA	AUD_SPKR_OUTLO2R_POUT	58 59 92				
CLK_XTAL	XTAL	PCH CLK25M XTALOUT	18 27				
CLK_XTAL	XTAL	PCH CLK25M XTALIN	18 27				
PCH_55S	COMP_PCH	PCH USB_RBIAS	20				
PCH_55S	COMP_PCH	PCH SATA1COMP	18				
PCH_55S	COMP_PCH	PCH XC1K_RCOMP	18				
PCH_55S	COMP_PCH	PCH DMI_COMP	19				
CLK_XTAL	XTAL	USB_HUB1_XTAL1	34				
CLK_XTAL	XTAL	USB_HUB1_XTAL2	34				
PCH_55S	COMP_PCH	USB_HUB1_RBIAS	34				
CLK_XTAL	XTAL	USB_HUB2_XTAL1	35				
CLK_XTAL	XTAL	USB_HUB2_XTAL2	35				
PCH_55S	COMP_PCH	USB_HUB2_RBIAS	35				
SYNC MASTER=K60 SIU1 SYNC DATE=07/01/2009							
PAGE TITLE							
IBEX PEAK CONSTRAINTS							
DRAWING NUMBER 051-8233 D							
REVISION B.0.0							
BRANCH							
PAGE 103 OF 110							
SHEET							
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED							
CURRENT DESIGN SHEET OF TOTAL							

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
KNET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BUF0_CLK	*	= 3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

SOURCE: BROADCOM 5764-DS04-RDS. PAGE 38

FireWire Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?


FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_PHY	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=STANDARD	?

FireWire Net Properties

ELECTRICAL_CONSTRAINTSHEET		NET_TYPE		
	PHYSICAL	SPACING		
FW 110D	FW TP	FW PORT0 TPA P	40	41
FW 110D	FW TP	FW PORT0 TPA N	40	41
FW 110D	FW TP	FW PORT0 TPB P	40	41
FW 110D	FW TP	FW PORT0 TPB N	40	41
PORT 1 & 2 NOT USED				
FW 110D	FW TP	FW P0 TPA L P	40	
FW 110D	FW TP	FW P0 TPA L N	40	
FW 110D	FW TP	FW P0 TPB L P	40	
FW 110D	FW TP	FW P0 TPB L N	40	
UNUSED FW NETS PHYSICAL PROPERTIES				
FW 110D	FW TP	FW P1 TPA P	39	40
FW 110D	FW TP	FW P1 TPA N	39	40
FW 110D	FW TP	FW P2 TPA P	39	40
FW 110D	FW TP	FW P2 TPA N	39	40
AUDIO MIC PHYSICAL PROPERTIES				
AUDIO_RHY	AUDIO	AUD MIC1 IN N	59	60
AUDIO_RHY	AUDIO	AUD MIC1 IN P	59	60

SYMC MASTER-K60 AARON		SYMC DATE=07/01/2009	
PAGE TITLE			
ENET/FIREWIRE CONSTRAINTS			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-8233	D	
	REVISION		
	B.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 104 OF 110	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		SHEET	

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																										
<table><tr><td>PHYSICAL_RULE_SET</td><td>LAYER</td><td>ALLOW ROUTE ON LAYER?</td><td>MINIMUM LINE WIDTH</td><td>MINIMUM NECK WIDTH</td><td>MAXIMUM NECK LENGTH</td><td>DIFFPAIR PRIMARY GAP</td><td>DIFFPAIR NECK GAP</td></tr><tr><td>DP_85D</td><td>*</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>0.08MM</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td></tr></table> <table><tr><td>SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td>DISPLAYPORT</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr></table> <p>PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.</p>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	DISPLAYPORT	*	=3:1_SPACING	?																																																																																																																																																																																																																		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																										
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF																																																																																																																																																																																																																																										
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																														
DISPLAYPORT	*	=3:1_SPACING	?																																																																																																																																																																																																																																														
<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.</th><th colspan="2">NET_TYPE</th><th rowspan="2"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP ML CONN P<3..0></td><td>80</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP ML CONN N<3..0></td><td>80</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP INT LINK CONN P<3..0></td><td>77</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP INT LINK CONN N<3..0></td><td>77</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP INT LINK P<3..0></td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP INT LINK N<3..0></td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP INT AUXCH P</td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP INT AUXCH N</td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EXT LINK P<3..0></td><td>78 80</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EXT LINK N<3..0></td><td>78 80</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EXT AUXCH P</td><td>78 80 81</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EXT AUXCH N</td><td>78 80 81</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EXT LINK C P<3..0></td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EXT LINK C N<3..0></td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A ML P<3..0></td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A ML N<3..0></td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A AUX C P</td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A AUX C N</td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A AUX P</td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A AUX N</td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C ML P<3..0></td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C ML N<3..0></td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C AUX P</td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C AUX N</td><td>77 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C AUX C P</td><td>79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C AUX C N</td><td>79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP MUX P<3..0></td><td>78 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP MUX N<3..0></td><td>78 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP MUX AUXCH P</td><td>78 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP MUX AUXCH N</td><td>78 79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EQLZ AUXCH P</td><td>79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP EQLZ AUXCH N</td><td>79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A ML C P<3..0></td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A ML C N<3..0></td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C ML C P<3..0></td><td>79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP C ML C N<3..0></td><td>79</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP TX EQ AUXCH P</td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>DP TX EQ AUXCH N</td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A ML EQ P<3..0></td><td>78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP A ML EQ N<3..0></td><td>78</td></tr></table> <table><tr><th colspan="4">UNUSED VIDEO NET PHYSICAL CONSTRAINTS</th></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP B AUX P</td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP B AUX N</td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP D AUX P</td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP D AUX N</td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS A CLK P</td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS A CLK N</td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS B CLK P</td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS B CLK N</td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP B ML P<3..0></td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP B ML N<3..0></td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP D ML P<3..0></td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM DP D ML N<3..0></td><td>77 78</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS A DATA P<3..0></td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS A DATA N<3..0></td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS B DATA P<3..0></td><td>74 76</td></tr><tr><td>DP_85D</td><td>DISPLAYPORT</td><td>MXM LVDS B DATA N<3..0></td><td>74 76</td></tr></table>								ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.	NET_TYPE			PHYSICAL	SPACING	DP_85D	DISPLAYPORT	DP ML CONN P<3..0>	80	DP_85D	DISPLAYPORT	DP ML CONN N<3..0>	80	DP_85D	DISPLAYPORT	DP INT LINK CONN P<3..0>	77	DP_85D	DISPLAYPORT	DP INT LINK CONN N<3..0>	77	DP_85D	DISPLAYPORT	DP INT LINK P<3..0>	77 79	DP_85D	DISPLAYPORT	DP INT LINK N<3..0>	77 79	DP_85D	DISPLAYPORT	DP INT AUXCH P	77 79	DP_85D	DISPLAYPORT	DP INT AUXCH N	77 79	DP_85D	DISPLAYPORT	DP EXT LINK P<3..0>	78 80	DP_85D	DISPLAYPORT	DP EXT LINK N<3..0>	78 80	DP_85D	DISPLAYPORT	DP EXT AUXCH P	78 80 81	DP_85D	DISPLAYPORT	DP EXT AUXCH N	78 80 81	DP_85D	DISPLAYPORT	DP EXT LINK C P<3..0>	78	DP_85D	DISPLAYPORT	DP EXT LINK C N<3..0>	78	DP_85D	DISPLAYPORT	MXM DP A ML P<3..0>	77 78	DP_85D	DISPLAYPORT	MXM DP A ML N<3..0>	77 78	DP_85D	DISPLAYPORT	MXM DP A AUX C P	78	DP_85D	DISPLAYPORT	MXM DP A AUX C N	78	DP_85D	DISPLAYPORT	MXM DP A AUX P	77 78	DP_85D	DISPLAYPORT	MXM DP A AUX N	77 78	DP_85D	DISPLAYPORT	MXM DP C ML P<3..0>	77 79	DP_85D	DISPLAYPORT	MXM DP C ML N<3..0>	77 79	DP_85D	DISPLAYPORT	MXM DP C AUX P	77 79	DP_85D	DISPLAYPORT	MXM DP C AUX N	77 79	DP_85D	DISPLAYPORT	MXM DP C AUX C P	79	DP_85D	DISPLAYPORT	MXM DP C AUX C N	79	DP_85D	DISPLAYPORT	DP MUX P<3..0>	78 79	DP_85D	DISPLAYPORT	DP MUX N<3..0>	78 79	DP_85D	DISPLAYPORT	DP MUX AUXCH P	78 79	DP_85D	DISPLAYPORT	DP MUX AUXCH N	78 79	DP_85D	DISPLAYPORT	DP EQLZ AUXCH P	79	DP_85D	DISPLAYPORT	DP EQLZ AUXCH N	79	DP_85D	DISPLAYPORT	MXM DP A ML C P<3..0>	78	DP_85D	DISPLAYPORT	MXM DP A ML C N<3..0>	78	DP_85D	DISPLAYPORT	MXM DP C ML C P<3..0>	79	DP_85D	DISPLAYPORT	MXM DP C ML C N<3..0>	79	DP_85D	DISPLAYPORT	DP TX EQ AUXCH P	78	DP_85D	DISPLAYPORT	DP TX EQ AUXCH N	78	DP_85D	DISPLAYPORT	MXM DP A ML EQ P<3..0>	78	DP_85D	DISPLAYPORT	MXM DP A ML EQ N<3..0>	78	UNUSED VIDEO NET PHYSICAL CONSTRAINTS				DP_85D	DISPLAYPORT	MXM DP B AUX P	77 78	DP_85D	DISPLAYPORT	MXM DP B AUX N	77 78	DP_85D	DISPLAYPORT	MXM DP D AUX P	77 78	DP_85D	DISPLAYPORT	MXM DP D AUX N	77 78	DP_85D	DISPLAYPORT	MXM LVDS A CLK P	74 76	DP_85D	DISPLAYPORT	MXM LVDS A CLK N	74 76	DP_85D	DISPLAYPORT	MXM LVDS B CLK P	74 76	DP_85D	DISPLAYPORT	MXM LVDS B CLK N	74 76	DP_85D	DISPLAYPORT	MXM DP B ML P<3..0>	77 78	DP_85D	DISPLAYPORT	MXM DP B ML N<3..0>	77 78	DP_85D	DISPLAYPORT	MXM DP D ML P<3..0>	77 78	DP_85D	DISPLAYPORT	MXM DP D ML N<3..0>	77 78	DP_85D	DISPLAYPORT	MXM LVDS A DATA P<3..0>	74 76	DP_85D	DISPLAYPORT	MXM LVDS A DATA N<3..0>	74 76	DP_85D	DISPLAYPORT	MXM LVDS B DATA P<3..0>	74 76	DP_85D	DISPLAYPORT	MXM LVDS B DATA N<3..0>	74 76
ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.	NET_TYPE																																																																																																																																																																																																																																																
	PHYSICAL	SPACING																																																																																																																																																																																																																																															
DP_85D	DISPLAYPORT	DP ML CONN P<3..0>	80																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP ML CONN N<3..0>	80																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP INT LINK CONN P<3..0>	77																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP INT LINK CONN N<3..0>	77																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP INT LINK P<3..0>	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP INT LINK N<3..0>	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP INT AUXCH P	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP INT AUXCH N	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EXT LINK P<3..0>	78 80																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EXT LINK N<3..0>	78 80																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EXT AUXCH P	78 80 81																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EXT AUXCH N	78 80 81																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EXT LINK C P<3..0>	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EXT LINK C N<3..0>	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A ML P<3..0>	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A ML N<3..0>	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A AUX C P	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A AUX C N	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A AUX P	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A AUX N	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C ML P<3..0>	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C ML N<3..0>	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C AUX P	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C AUX N	77 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C AUX C P	79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C AUX C N	79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP MUX P<3..0>	78 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP MUX N<3..0>	78 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP MUX AUXCH P	78 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP MUX AUXCH N	78 79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EQLZ AUXCH P	79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP EQLZ AUXCH N	79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A ML C P<3..0>	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A ML C N<3..0>	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C ML C P<3..0>	79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP C ML C N<3..0>	79																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP TX EQ AUXCH P	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	DP TX EQ AUXCH N	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A ML EQ P<3..0>	78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP A ML EQ N<3..0>	78																																																																																																																																																																																																																																														
UNUSED VIDEO NET PHYSICAL CONSTRAINTS																																																																																																																																																																																																																																																	
DP_85D	DISPLAYPORT	MXM DP B AUX P	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP B AUX N	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP D AUX P	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP D AUX N	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS A CLK P	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS A CLK N	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS B CLK P	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS B CLK N	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP B ML P<3..0>	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP B ML N<3..0>	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP D ML P<3..0>	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM DP D ML N<3..0>	77 78																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS A DATA P<3..0>	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS A DATA N<3..0>	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS B DATA P<3..0>	74 76																																																																																																																																																																																																																																														
DP_85D	DISPLAYPORT	MXM LVDS B DATA N<3..0>	74 76																																																																																																																																																																																																																																														
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																										

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNC MASTER=K60 AARON

SYNC DATE=07/01/2009

PAGE TITLE

GRAPHICS CONSTRAINTS

DRAWING NUMBER

051-8233

REVISION

B.0.0

PAGE

105 OF 110


SHEET

<CURRENT DESIGN SHEET> OF <TOTAL SHEETS>

SYNC MASTER=K60 AARON

SYNC DATE=07/01/2009

GRAPHICS CONSTRAINTS

 Apple Inc.

051-8233

B.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8233

REVISION

B.0.0

BONCH

105 OF 110

SHEET

PAGE TITLE

GRAPHICS CONSTRAINTS

105 OF 110

SHEET


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

</

SYNC MASTER=K60 JERRY

SYNC DATE=07/01/2009

SMC Constraints

 Apple Inc.

051-8233

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


106 OF 110

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

www.Teknisi-Indonesia.com

SYNC MASTER=K60 SIJI		SYNC DATE=07/01/2009	
PAGE TITLE			
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8233	D
		REVISION	
		B.0.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	SHEET
		108 OF 110	

PM NET PROPERTIES
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

PHYSICAL		NET_TYPE	SPACING
PM	PM	PLT RESET L	20 27
PM	PM_VTT	PLT RESET LSI1 L	11
PM	PM	PM ACDC PS ON	6
PM	PM	PM BATLOW L	18 19 48
PM	PM	PM CLK32K SUSCLK	9 48 85
PM	PM	PM CLK32K SUSCLK R	9 19 85
PM	PM	PM CLKRUN L	15 19 45 47
PM	PM	PM EXT TS L<0>	11 46
PM	PM	PM EXT TS L<1>	11 46
PM	PM	PM LAN PWRGD	15 19
PM_VTT	FSB	CPURSTOUT L	11 25
PM	PM	USB HUB RESET L	34 35
PM_VTT	PM	PM MEM PWRGD	11 19
PM	PM	PM ME PWRGD	19 63
PM	PM	PM ME S0 EN G	72
PM	PM	PM ME S0 EN G1	72
PM	PM	PM ME S0 EN R	72
PM	PM	PM MXM PGOOD	63 74
PM	PM	PM PCH PWRGD	19 63
PM	PM	PM PGOOD DDRREG S3	5 62 70
PM	PM	PM PGOOD FV CORE CPU	5 26 63 64
PM	PM	PM PWRBTN L	19 25 45
PM	PM	PM RSMRST L	45 62
PM	PM	PM RSMRST PCH L	19 62
PM	PM	PM SLP M L	5 19 62
PM	PM	PM SLP M R	
PM	PM	PM SLP S3 L	5 19 32 33 37 46 62 63
PM	PM	PM SLP S3 L AND S0 RDY	
PM	PM	PM SLP S4 1 L	19 62
PM	PM	PM SLP S4 2 L	19 45 46
PM	PM	PM SLP S4 3 L	5 19
PM	PM	PM SLP S4 L	19 32
PM	PM	PM SLP S5 L	19 45
PM	PM	PM SUS PWR ACK	19
PM_VTT	PM	PM SYNC	11 19
PM	PM	SDCARD PLT RST L	27 44
PM	PM	PM SYSRST L	19 27 45
PM	PM	PM SYS PWRGD	19 32 63
PM_VTT	PM	PM THRMTRIP L	11 21 46
PM	PM	RSMRST PWRGD	45 63
PM	PM	RTC RESET L	18 91
PM_VTT	PM	CPU PWRGD	11 21 25
PM	PM	CPU RESET L	11 27
PM	PM	PGOOD LV05ME G1	63
PM	PM	PGOOD LV05ME G2	63
PM	PM	PGOOD LV8 S0 G1	63
PM	PM	PGOOD LV8 S0 G2	63
PM	PM	PGOOD CPU GFX DDR	63
PM	PM	PGOOD P12V S3	
PM	PM	PGOOD P1V05 ME S5	
PM	PM	PGOOD P1V5 S0	72
PM	PM	PGOOD P1V8 S0	63
PM	PM	PGOOD P3V3 ME	72
PM	PM	PGOOD P3V3 S0	48 63 74
PM	PM	PGOOD P3V3 S3	34 75
PM	PM	PGOOD P5V S0	62 72
PM	PM	PGOOD PCH AND P1V8	65
PM	PM	PGOOD PCH S0	63
PM	PM	PGOOD SYSPWROK	
PM	PM	PGOOD SYSPWROK R	43
PM	PM	RTC RESET L	18 91
PM	PM	P12V S4 EN	62 72
PM	PM	P1V05 ME SM EN	62 72
PM	PM	P1V5 S0 EN	62 72
PM	PM	P3V3ME EN	62 72
PM	PM	P3V3S0 EN	62 72
PM	PM	P3V3S3 EN	62 72
PM	PM	P5VS0 EN	62 72
PM	PM	P5VS3 EN	62 68
PM	PM	PCHCORE_REG_EN	62 68
PM	PM	PCHCORE_REG_PGOOD	5 62 63 68
PM	PM	PEG RESET L	9 27
PM	PM	SDCARD RESET	21 25 44 92

PHYSICAL		NET_TYPE	SPACING
PM	PM	4V5 REG EN	55
PM	PM	ALL SYS PWRGD R	6 25 32 63
PM	PM	ALL SYS PWRGD SMC	45 63
PM	PM	CK505 27MHZ EN	26
PM	PM	CPUVTT REG EN	62 67
PM_VTT	PM	CPUVTT REG PGOOD	11 62 63 67
PM	PM	CPU MEM RESET L	11 32
PM	PM	DDRVRT EN	32 62 70
PM	PM	DEBUG RESET L	27 47
PM	PM	FWPHY RESET L	39
PM	PM	FWPIO SNOOP EN	39
PM	PM	FW RESET L	27 39
PM	PM	GFX VR EN	
PM	PM	GFX VR PGOOD	
PM	PM	LAN RESET L	27 36
PM	PM	MEM RESET L	30 31 32
PM	PM	MINI RESET L	27 33
PM	PM	SMC DELAYED PWRGD	45 63
PM	PM	SMC LRESET L	27 45
PM	PM	SMC RESET L	45 46 47
PM	PM	T28 RESET L	
PM_VTT	PM	XDP CPUPWRGD	11 25
PM_VTT	PM	XDP DBRESET L	11 25 27
PM_VTT	PM	XDP PWRGD	11

NET PHYSICAL FOR NC NETS
REMOVE WHEN CHECKPLUS IS FIXED

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
PCIE GRAPHICS			
PM	PCIE_R5D	PCIE	NC PCIE CLK100M EXCARD N
PM	PCIE_R5D	PCIE	NC PCIE CLK100M EXCARD P
PM	PCIE_R5D	PCIE	NC PCIE EXCARD D2R N
PM	PCIE_R5D	PCIE	NC PCIE EXCARD D2R P
PM	PCIE_R5D	PCIE	NC PCIE EXCARD R2D C N
PM	PCIE_R5D	PCIE	NC PCIE EXCARD R2D C P
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB
PM	NO TEST=TRUE	USB_90D	USB

SYNC MASTER=K60 MIKE

SYNC DATE=07/01/2009

PM RESETS ENABLES PGOOD CONST

Apple Inc.

051-8233

B.0.0

109 OF 110

109 OF 110

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

109 OF 110

109 OF 110

109 OF 110

109 OF 110

109 OF 110

109 OF 110

109 OF 110

109 OF 110

[illegible][illegible]